Skip to content

QCLINUX: arm64: dts: qcom: Add shared X1 staging overlay #735

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
jiegan0107 wants to merge 1 commit into
base: qcom-6.18.y
Choose a base branch
from
+127 −107
Open

QCLINUX: arm64: dts: qcom: Add shared X1 staging overlay #735

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions arch/arm64/boot/dts/qcom/Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -547,4 +547,6 @@ dtb-$(CONFIG_ARCH_QCOM) += kodiak-staging.dtbo

dtb-$(CONFIG_ARCH_QCOM) += hamoa-staging.dtbo

dtb-$(CONFIG_ARCH_QCOM) += purwa-staging.dtbo

dtb-$(CONFIG_ARCH_QCOM) += glymur-staging.dtbo
108 changes: 1 addition & 107 deletions arch/arm64/boot/dts/qcom/hamoa-staging.dtso
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -8,110 +8,4 @@
/dts-v1/;
/plugin/;

#include <dt-bindings/thermal/thermal.h>

&soc {
tgu@10b0e000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b0e000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};

tgu@10b0f000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b0f000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};

tgu@10b10000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b10000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};
};

&remoteproc_cdsp {
cooling {
compatible = "qcom,qmi-cooling-cdsp";

cdsp_tmd0: cdsp-tmd0 {
label = "cdsp_sw";
#cooling-cells = <2>;
};
};
};

&thermal_nsp0 {
trips {
nsp0_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp0_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp1 {
trips {
nsp1_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp1_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp2 {
trips {
nsp2_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp2_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp3 {
trips {
nsp3_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp3_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

#include "x1-staging.dtsi"
11 changes: 11 additions & 0 deletions arch/arm64/boot/dts/qcom/purwa-staging.dtso
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*
* Purwa staging overlay - add staging-specific device tree modifications here.
*/

/dts-v1/;
/plugin/;

#include "x1-staging.dtsi"
113 changes: 113 additions & 0 deletions arch/arm64/boot/dts/qcom/x1-staging.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,113 @@
// SPDX-License-Identifier: BSD-3-Clause
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*
* Shared X1 staging device tree modifications.
*/

#include <dt-bindings/thermal/thermal.h>

&soc {
tgu@10b0e000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b0e000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};

tgu@10b0f000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b0f000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};

tgu@10b10000 {
compatible = "qcom,tgu", "arm,primecell";
reg = <0x0 0x10b10000 0x0 0x1000>;

clocks = <&aoss_qmp>;
clock-names = "apb_pclk";
};
};

&remoteproc_cdsp {
cooling {
compatible = "qcom,qmi-cooling-cdsp";

cdsp_tmd0: cdsp-tmd0 {
label = "cdsp_sw";
#cooling-cells = <2>;
};
};
};

&thermal_nsp0 {
trips {
nsp0_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp0_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp1 {
trips {
nsp1_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp1_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp2 {
trips {
nsp2_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp2_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};

&thermal_nsp3 {
trips {
nsp3_alert0: trip-point1 {
temperature = <105000>;
hysteresis = <5000>;
type = "passive";
};
};

cooling-maps {
map0 {
trip = <&nsp3_alert0>;
cooling-device = <&cdsp_tmd0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
};
};
};